boards/nucleo-f410/include/periph_conf.h File Reference
#include "periph_cpu.h"
+ Include dependency graph for boards/nucleo-f410/include/periph_conf.h:

Go to the source code of this file.

Macros

Clock settings
Note
This is auto-generated from cpu/stm32_common/dist/clk_conf/clk_conf.c
#define CLOCK_CORECLOCK   (96000000U)
 
#define CLOCK_HSE   (8000000U)
 
#define CLOCK_LSE   (1)
 
#define CLOCK_AHB_DIV   RCC_CFGR_HPRE_DIV1
 
#define CLOCK_AHB   (CLOCK_CORECLOCK / 1)
 
#define CLOCK_APB1_DIV   RCC_CFGR_PPRE1_DIV2 /* max 50MHz */
 
#define CLOCK_APB1   (CLOCK_CORECLOCK / 2)
 
#define CLOCK_APB2_DIV   RCC_CFGR_PPRE2_DIV1 /* max 100MHz */
 
#define CLOCK_APB2   (CLOCK_CORECLOCK / 1)
 
#define CLOCK_PLL_M   (4)
 
#define CLOCK_PLL_N   (192)
 
#define CLOCK_PLL_P   (4)
 
#define CLOCK_PLL_Q   (8)
 
I2C configuration
#define I2C_NUMOF   (1U)
 
#define I2C_0_EN   1
 
#define I2C_IRQ_PRIO   1
 
#define I2C_APBCLK   (CLOCK_APB1)
 
#define I2C_0_DEV   I2C1
 
#define I2C_0_CLKEN()   (RCC->APB1ENR |= RCC_APB1ENR_I2C1EN)
 
#define I2C_0_CLKDIS()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))
 
#define I2C_0_EVT_IRQ   I2C1_EV_IRQn
 
#define I2C_0_EVT_ISR   isr_i2c1_ev
 
#define I2C_0_ERR_IRQ   I2C1_ER_IRQn
 
#define I2C_0_ERR_ISR   isr_i2c1_er
 
#define I2C_0_SCL_PORT   GPIOB
 
#define I2C_0_SCL_PIN   8
 
#define I2C_0_SCL_AF   4
 
#define I2C_0_SCL_CLKEN()   (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
 
#define I2C_0_SDA_PORT   GPIOB
 
#define I2C_0_SDA_PIN   9
 
#define I2C_0_SDA_AF   4
 
#define I2C_0_SDA_CLKEN()   (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
 
ADC configuration

Note that we do not configure all ADC channels, and not in the STM32F410 order.

Instead, we just define 6 ADC channels, for the Nucleo Arduino header pins A0-A5

#define ADC_NUMOF   (6U)
 
#define ADC_CONFIG
 

Timer configuration

#define TIMER_0_ISR   isr_tim5
 
#define TIMER_NUMOF   (sizeof(timer_config) / sizeof(timer_config[0]))
 
static const timer_conf_t timer_config []
 

UART configuration

#define UART_0_ISR   (isr_usart2)
 
#define UART_0_DMA_ISR   (isr_dma1_stream6)
 
#define UART_1_ISR   (isr_usart1)
 
#define UART_1_DMA_ISR   (isr_dma1_stream5)
 
#define UART_NUMOF   (sizeof(uart_config) / sizeof(uart_config[0]))
 
static const uart_conf_t uart_config []
 

SPI configuration

Note
The spi_divtable is auto-generated from cpu/stm32_common/dist/spi_divtable/spi_divtable.c
#define SPI_NUMOF   (sizeof(spi_config) / sizeof(spi_config[0]))
 
static const uint8_t spi_divtable [2][5]
 
static const spi_conf_t spi_config []